

Appl. No. 09/988,896
Amdt. dated May 23, 2006
Reply to Office Action of January 31, 2006

PATENT

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

1 Claim 1. (previously presented) A method of de-skewing data in a data
2 communication system having a first chip for communicating a plurality of data-bits to a second
3 chip through a data-bus, the method comprising:
4 forwarding a sequence of training bits from the first chip to the second chip;
5 receiving the sequence of training bits at the second chip;
6 comparing the sequence of training bits received to the sequence forwarded in
7 order to determine if one training bit has a data skew;
8 if the training bit is not skewed, selecting a first input for receiving the plurality of
9 data-bits;
10 if the training bit is skewed, determining whether there is a late skew or an early
11 skew;
12 if a late skew exists, correcting the late skew by selecting a second input for
13 receiving the plurality of data-bits, wherein the data-bits at the second input are at least one clock
14 cycle earlier than the data-bits for the first input; and
15 if there is an early skew, correcting the early skew by selecting a third input for
16 receiving the plurality of data-bits such that the data-bits at the third input are at least one clock
17 cycle later than the data-bits at the first input.

1 Claim 2. (original) The method of claim 1 wherein the communication system is
2 a synchronous optical network (SONET).

1 Claim 3. (original) The method of claim 1 wherein the first chip is a system chip
2 for performing protocol conversion and the second chip is a framer for framing and de-framing
3 Internet protocol packets.

Appl. No. 09/988,896
Amdt. dated May 23, 2006
Reply to Office Action of January 31, 2006

PATENT

1 Claim 4. (original) The method of claim 1 further comprising
2 searching data on the data-bus in order to detect the training sequence.

1 Claim 5. (original) The method of claim 1 wherein the data-bits at the second
2 input are at least one clock cycle later than data-bits on the data-bus.

1 Claim 6. (original) The method of claim 1 wherein the data-bus is a 16 bit data-
2 bus.

1 Claim 7. (canceled)

1 Claim 8. (currently amended) The method of claim 7 A method for de-skewing
2 data in a communication system having a system chip for transmitting a plurality of data-bits via
3 a data-bus to a framer chip, the method comprising:
4 receiving a sequence of training bits at the framer;
5 determining whether a data skew exists by comparing the sequence of training
6 bits received to a known sequence of training bits; and
7 selecting any one of three inputs to receive the plurality of data-bits, wherein a
8 first input is selected if there is no data skew, a second input is selected if there is a late skew, or
9 a third input is selected if an early skew occurs, wherein the data-bits at the second input are at
10 least one clock cycle earlier than the data-bits for the first input.

1 Claim 9. (canceled)

Appl. No. 09/988,896
Amtd. dated May 23, 2006
Reply to Office Action of January 31, 2006

PATENT

1 Claim 10. (currently amended) The method of claim 7 A method for de-skewing
2 data in a communication system having a system chip for transmitting a plurality of data-bits via
3 a data-bus to a framer chip, the method comprising:
4 receiving a sequence of training bits at the framer;
5 determining whether a data skew exists by comparing the sequence of training
6 bits received to a known sequence of training bits; and
7 selecting any one of three inputs to receive the plurality of data-bits, wherein a
8 first input is selected if there is no data skew, a second input is selected if there is a late skew, or
9 a third input is selected if an early skew occurs, wherein the data-bits at the second input are at
10 least one clock cycle later than data-bits on the data-bus.

1 Claim 11. (currently amended) The method of claim 7 A method for de-skewing
2 data in a communication system having a system chip for transmitting a plurality of data-bits via
3 a data-bus to a framer chip, the method comprising:
4 receiving a sequence of training bits at the framer;
5 determining whether a data skew exists by comparing the sequence of training
6 bits received to a known sequence of training bits; and
7 selecting any one of three inputs to receive the plurality of data-bits, wherein a
8 first input is selected if there is no data skew, a second input is selected if there is a late skew, or
9 a third input is selected if an early skew occurs, wherein the data skew has a maximum skew of
10 +/-1 clock cycle.

1 Claim 12. (canceled)

Appl. No. 09/988,896
Amdt. dated May 23, 2006
Reply to Office Action of January 31, 2006

PATENT

1 **Claim 13. (previously presented) A circuitry for de-skewing bit arrival times on a**
2 **data-bus, the circuitry comprising:**

3 **multiplexing logic circuitry having a single data output port, a data select port,**
4 **and first, second and third data input ports;**

5 **a first register, having a data input port for coupling to the data-bus and a data**
6 **output port for coupling to the first data input port of the multiplexing logic circuitry;**

7 **a second register having a data input port for coupling to the data output port of**
8 **the first register, and having a data output port for coupling to the second data input port of the**
9 **multiplexing logic circuitry;**

10 **a third register having a data input port for coupling to the data output port of the**
11 **second register, and a data output port for coupling to the third data input port of the**
12 **multiplexing logic circuitry, the multiplexing logic circuitry receiving first, second and third data**
13 **input signals from the data output ports of the first, second and third registers, respectively, and**
14 **selectively forwarding any one of the first, second and third data input signals to its single data**
15 **output port; and**

16 **control logic circuitry having first and second data output ports coupled to the**
17 **first and second data select lines respectively of the multiplexing logic circuitry such that the**
18 **control logic circuitry selects the first data input signal if there is a late skew, or selects the**
19 **second data input signal if there is no data skew, or selects the third data input signal if an early**
20 **skew occurs.**

1 **Claim 14. (original) A multiplexor logic circuitry for de-skewing data on a data-**
2 **bus, the multiplexor comprising:**

3 **memory; and**

4 **logic circuitry, for receiving a first data input signal from a first register, and for**
5 **receiving a second data input signal from a second register, and for receiving a third data input**
6 **signal from a third register, said multiplexor selecting the first data input signal if there is a late**
7 **skew at the data-bus, or selecting the second data input signal if there is no data skew, or**
8 **selecting the third data input signal if an early skew occurs.**

Appl. No. 09/988,896
Amdt. dated May 23, 2006
Reply to Office Action of January 31, 2006

PATENT

1 **Claim 15. (original)** The circuitry of claim 14 further comprising
2 a first register having a data input port coupled to the data-bus and having a data
3 output port for providing the first data signal;
4 a second register having a data input port coupled to the data output port of the
5 first register, and having a data output port for providing the second data signal; and
6 a third register having a data input port coupled to the data output port of the
7 second register and having a data output port for providing the third data signal.

8 **Claim 16. (original)** The circuitry of claim 15 further comprising
9 a fourth register having a data input port communicably coupled to the data output
10 port of the third register, and having an data output port coupled to a data input port of a fifth
11 register.

1 **Claim 17. (original)** The method of claim 16 wherein the data on the data-bus
2 skew has a maximum skew of +/-2 clock cycle.

1 **Claim 18. (original)** The method of claim 14 wherein the data on the data-bus
2 skew has a maximum skew of +/-1 clock cycle.

1 **Claim 19. (original)** The method of claim 14 further comprising
2 searching the data on the data-bus in order to detect the training sequence.